
CHAPTER 7 16-BIT TIMER/EVENT COUNTERS 0 AND 1
User’s Manual U15905EJ2V1UD
221
(3) Valid edge select registers 0 and 1 (SES0 and SES1)
These registers specify the valid edge of an external interrupt request (INTP00, INTP01, INTP10, INTP11, TI0,
TI1, TCLR10, and TCLR11) from an external pin.
The rising edge, the falling edge, or both rising and falling edges can be specified as the valid edge
independently for each pin.
Each of these registers can be read or written in 8-bit units.
These registers are cleared to 00H after reset.
Caution
The various bits of the SESn register must not be changed during timer operation. If they
are to be changed, they must be changed after setting the TMCEn bit of the TMCn0 register
to 0.
If the SESn register is overwritten during timer operation, operation cannot be
guaranteed.
Falling edge
Rising edge
Setting prohibited
Both rising and falling edges
TESn1
0
1
Valid edge of TIn pin
TESn0
0
1
0
1
Falling edge
Rising edge
Setting prohibited
Both rising and falling edges
CESn1
0
1
Valid edge of TCLRn pin
CESn0
0
1
0
1
Falling edge
Rising edge
Setting prohibited
Both rising and falling edges
IESn11
0
1
Valid edge of INTPn1 pin
IESn10
0
1
0
1
Falling edge
Rising edge
Setting prohibited
Both rising and falling edges
IESn01
0
1
Valid edge of INTPn0 pin
IESn00
0
1
0
1
TESn1
SESn
(n = 0, 1)
TESn0
CESn1
CESn0
IESn11
IESn10
IESn01
IESn00
7
6
54
32
1
0
After reset: 00H
R/W
Address: SES0 FFFFF609H
SES1 FFFFF619H